PyPI95Exceptionalhealth index

spcl/daceDaCe - Data Centric Parallel Programming
Python · Jupyter Notebook★ 592↓ 20.7K/moSep 13, 2026
PyPI94Exceptionalhealth index
Python★ 299↓ 182/moSep 12, 2026
PyPI94Exceptionalhealth index
Python★ 1,572Sep 12, 2026
PyPI94Exceptionalhealth index
Python · C++★ 2,143Sep 14, 2026
PyPI93Exceptionalhealth index
Python★ 1,210↓ 256.8K/moSep 12, 2026
Maven90Excellenthealth index
Java · HTML★ 7,605Sep 20, 2026
npm · PyPI89Excellenthealth index

emmercm/igir🕹 A zero-setup ROM collection manager that sorts, filters, extracts or archives, patches, and reports on collections of any size on any OS.
TypeScript★ 914↓ 298.5K/moSep 5, 2026
PyPI · Maven86Excellenthealth index
Java★ 389↓ 346/moSep 11, 2026
PyPI86Excellenthealth index
Python★ 2,085Sep 16, 2026
PyPI86Excellenthealth index
Python★ 32↓ 4,548/moSep 12, 2026

stnolting/neorv32🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
VHDL · C★ 2,254Sep 7, 2026

Lombiq/Hastlayer-SDKTurning .NET software into FPGA hardware for faster execution and lower power usage.
VHDL★ 320Sep 17, 2026
Python★ 131Sep 16, 2026
Verilog · C++★ 161↓ 16.9K/moSep 12, 2026
PyPI · npm77Goodhealth index

rtl-buddy/rtl_buddyRTL Buddy is a Python CLI for Verilog and SystemVerilog regression testing, Verilator and VCS simulation workflows, coverage, and YAML-based RTL verification automation.
Python★ 3↓ 3,699/moSep 18, 2026

DFiantHDL/DFHDLDFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework
Scala★ 97Sep 20, 2026
Python · Jupyter Notebook★ 4↓ 396/moSep 14, 2026

mithro/rpi-hwidRaspberry Pi hardware identity: probe a Pi (model, serial, MACs, HAT, PoE source), collect over ssh, print labels
Python★ 0↓ 4,066/moSep 26, 2026

crossroadsfpga/ensoEnsō is a high-performance streaming interface for NIC-application communication.
SystemVerilog · Verilog · Tcl★ 84Sep 15, 2026
Tcl · C · Java★ 1,096Sep 15, 2026

davemuscle/sigma_delta_convertersImplementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
SystemVerilog · Verilog · Python★ 87Sep 16, 2026
PyPI20At Riskhealth index
Python★ 5Aug 23, 2026
Python · Shell · JavaScript★ 76Sep 18, 2026
Python · C++★ 247Sep 11, 2026
JavaScript · Python · Shell★ 17↓ 3,054/moSep 14, 2026